ASIC designers in sub-90nm era are faced with many barriers caused by increased electrical and physical effects associated with dense interconnects and closely packed transistors. Achieving timing, power, SI, and DFM closure for the most complex SoC designs presents an unprecedented number of challenges to ASIC design teams.

The Uniquify team recognizes and understands all sub-90nm challenges and offers innovative solutions for leading edge ASIC designs. We work closely with customers to ensure physical implementation is seamless, delivering high quality products on time to guarantee first-time working silicon.

Learn More >>

Achieving low power consumption in 65nm/90nm technology is one of the top priorities for countless applications and has led to various innovative solutions including multi-Vdd, multi-Vt, on/off power domains, integrated clock gating, power aware place/route, and IR-drop aware STA methodologies. Such solutions present a set of unique challenges in physical implementation arena.

Learn More >>

High performance in the sub-90nm era means not only achieving speed objectives for your design but also striking the right balance between various design constraints such as power, timing, and area.

In order to meet various design objectives in today's high performance designs, most EDA tools are built to optimize the design using many different cost functions such as timing, power, SI, area, and DFM.

Learn More >>